## ML9475

1/3 or 1/4 Duty, 40-Output LCD Driver

## GENERAL DESCRIPTION

The ML9475 is an LCD driver for dynamic display. It has a function to switch between $1 / 3$ and $1 / 4$ duty. When $1 / 4$ duty is selected, an LCD of up to 160 segments can be driven directly; when $1 / 3$ duty is selected, an LCD of up to 120 segments can be driven directly.

## FEATURES

- Logic power supply voltage
: 2.7 to $3.6 \mathrm{~V}, 4.5$ to 5.5 V
- Driver power supply voltage
: 3.5 to 5.5 V
- Operating temperature
- 40 segment outputs $1 / 4$ duty : Up to 160 segments can be displayed. $1 / 3$ duty : Up to 120 segments can be displayed.
- Serially interfaces with the CPU using the three signal lines of LOAD, DATA_IN, and CLOCK
- Built-in RC oscillator circuit for LCD AC drive (the CLKSEL pin allows selecting an external clock input)
- Built-in voltage-dividing resistor for bias voltage generation
- Package
: 56-pin plastic QFP (QFP56-P-910-0.65-2K)


## BLOCK DIAGRAM



## PIN CONFIGURATION (TOP VIEW)



## 56-Pin Plastic QFP

## PIN DESCRIPTION

| Symbol | I/O | Description |
| :---: | :---: | :--- |
| OSC | I/O | Pin for oscillation. Has a Schmitt circuit built in. <br> An oscillator circuit can be configured by connecting one external resistor and one <br> external capacitor. <br> Since an oscillator circuit is susceptible to external noise, make the wiring <br> between this pin and external components as short as possible. An external clock <br> input can be selected by CLKSEL. <br> The relationship between oscillation frequency fosc and frame frequency fFRM is: <br> $\mathrm{f}_{\text {FRM }}=$ fosclat $^{(11)}$ |
| DATA_IN | I | Serial data input pin. Has a Schmitt circuit built in. <br> The LCD display is turned on when the input data signal is at a "H" level and <br> turned off when the input data signal is at a "L" level. |
| CLOCK | I | Shift clock input pin. Has a Schmitt circuit built in. <br> Data to the DATA_IN pin is shifted in sync with the rising edges of the shift clock <br> pulses. |
| TEST | I | Load pulse input pin. Has a Schmitt circuit built in. <br> Used to transfer serially input data to the display latch or write commands. |
| CLKSEL | I | IC test pin. Has a pull-down resistor built in. <br> Leave this pin open or connect it to VSS when not used. |
| 3/4SEL | I | OSC pin input switching pin. <br> When using the built-in oscillator circuit, set this pin to a "L" level; when inputting <br> an external clock, set this pin to a "H" level. While this pin is at a "H" level, the <br> oscillator circuit connected is disabled. |
| 1/3- or 1/4-duty switching input pin. When "H" level is input, 1/3 duty is selected |  |  |
| and when "L" level is input, 1/4 duty is selected. |  |  |

*1: Oscillator circuit configuration

*2: Reset circuit configuration


## ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Condition | Rating | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Power supply voltage | LVDD, DVDD | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to +6.5 | V |
| Input voltage | $\mathrm{V}_{\mathrm{I}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -0.3 to LVDD +0.3 | V |
| Power dissipation | $\mathrm{P}_{\mathrm{D}}$ | $\mathrm{Ta} \leq 105^{\circ} \mathrm{C}$ | 350 | mW |
| Output current | $\mathrm{I}_{\mathrm{O}}$ | $\mathrm{Ta}=25^{\circ} \mathrm{C}$ | -2.0 to +2.0 | mA |
| Storage temperature | $\mathrm{T}_{\text {STG }}$ | - | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Condition | Range | Unit |
| :--- | :---: | :---: | :---: | :---: |
| Logic power supply <br> voltage | LVDD | VSS $=0 \mathrm{~V}$ | 2.7 to $3.6,4.5$ to 5.5 | V |
| LCD drive voltage | DVDD | VSS $=0 \mathrm{~V}$ | 3.5 to 5.5 | V |
| CLOCK frequency | fcp | - | 0.01 to 2 | MHz |
| Operating temperature | $\mathrm{Ta}_{\mathrm{a}}$ | - | -40 to +105 | ${ }^{\circ} \mathrm{C}$ |

Recommended setting range for external parts (for oscillator circuit)
$($ LVDD $=4.5$ to 5.5 V$)$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Oscillator resistor | $\mathrm{R}_{\mathrm{O}}$ | - | 20 | 82 | $\mathrm{k} \Omega$ |
| Oscillator capacitor | $\mathrm{C}_{\mathrm{o}}$ | - | 0.01 | 0.047 | $\mu \mathrm{~F}$ |
| Frame frequency | $\mathrm{f}_{\mathrm{FRM}}$ | - | 14.6 | 451.0 | Hz |

The relationship between external oscillator resistor value, external oscillator capacitor value, and frame frequency is as follows:
$\mathrm{fFRM}=\mathrm{f}_{\text {OSC }} / 24$
$f_{\text {OSC }}=1 /\left(\right.$ device coefficient $\times$ external oscillator resistor value $R_{O} \times$ external oscillator capacitor value $\left.\mathrm{C}_{0}\right)$ Device coefficient $=0.6 \pm 23 \%$

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :--- | :---: | :---: | :---: | :---: | :---: |
| Oscillator resistor | $\mathrm{R}_{\mathrm{O}}$ | - | 20 | 82 | $\mathrm{k} \Omega$ |
| Oscillator capacitor | $\mathrm{C}_{\mathrm{o}}$ | - | 0.01 | 0.047 | $\mu \mathrm{~F}$ |
| Frame frequency | $\mathrm{f}_{\mathrm{FRM}}$ | - | 14.6 | 451.0 | Hz |

The relationship between external oscillator resistor value, external oscillator capacitor value, and frame frequency is as follows:
$\mathrm{fFRM}=\mathrm{f}_{\text {OSC }} / 24$
$f_{O S C}=1 /\left(\right.$ device coefficient $\times$ external oscillator resistor value $R_{O} \times$ external oscillator capacitor value $\left.C_{0}\right)$ Device coefficient $=0.6 \pm 23 \%$

## ELECTRICAL CHARACTERISTICS

## DC Characteristics

| Parameter | Symbol | Condition | Min. | Max. | Unit | Applicable pin |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| " H " input voltage | $\mathrm{V}_{\text {IH }}$ | LVDD $=4.5$ to 5.5 V | 0.8LVDD | LVDD | V | *1 |
|  |  | LVDD $=2.7$ to 3.6 V | 0.85 LVDD |  |  |  |
|  | Vinosc | $\begin{aligned} & \text { LVDD }=4.5 \text { to } 5.5 \mathrm{~V} \\ & \text { CLKSEL }=\text { "H" } \end{aligned}$ | 0.8LVDD |  |  | OSC |
|  |  | $\begin{aligned} & \text { LVDD }=2.7 \text { to } 3.6 \mathrm{~V} \\ & \text { CLKSEL }=\text { "H" } \end{aligned}$ | 0.85LVDD |  |  |  |
| "L" input voltage | VIL | LVDD $=4.5$ to 5.5 V | 0 | 0.2LVDD | V | *1 |
|  |  | LVDD $=2.7$ to 3.6 V |  | 0.15 LVDD |  |  |
|  | $V_{\text {ILosc }}$ | $\begin{aligned} & \text { LVDD }=4.5 \text { to } 5.5 \mathrm{~V} \\ & \text { CLKSEL }=\text { "H" } \end{aligned}$ |  | 0.2LVDD |  | OSC |
|  |  | $\begin{aligned} & \text { LVDD }=2.7 \text { to } 3.6 \mathrm{~V} \\ & \text { CLKSEL }=\text { " } \mathrm{H} " \end{aligned}$ |  | 0.15LVDD |  |  |
| " H " input current | $\mathrm{I}_{1+1}$ | $\mathrm{V}_{1}=$ LVDD | - | 1 | $\mu \mathrm{A}$ | *2 |
|  | $І_{\text {Inosc }}$ | $\begin{aligned} & \hline \mathrm{V}_{1}=\mathrm{LVDD} \\ & \mathrm{CLKSEL}=" \mathrm{H} " \end{aligned}$ | - | 1 | $\mu \mathrm{A}$ | OSC |
| "L" input current | $\mathrm{l}_{\text {LL1 }}$ | $\mathrm{V}_{1}=0 \mathrm{~V}$ | -1 | - | $\mu \mathrm{A}$ | *2 |
|  | ILL | $\begin{aligned} & \text { LVDD }=5 \mathrm{~V} \\ & \mathrm{~V}_{1}=0 \mathrm{~V} \end{aligned}$ | -0.009 | -0.045 | mA | RESET |
|  |  | $\begin{aligned} & \text { LVDD }=3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{I}}=0 \mathrm{~V} \end{aligned}$ | -0.004 | -0.030 | mA |  |
|  | Iloosc | $\begin{aligned} & \mathrm{V}_{1}=0 \mathrm{~V} \\ & \text { CLKSEL }=\text { " } \mathrm{H} \end{aligned}$ | -1 | - | $\mu \mathrm{A}$ | OSC |
| Segment output voltage | Voso | $\begin{aligned} & \text { DVDD }=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{o}}=-10 \mu \mathrm{~A} \end{aligned}$ | DVDD - 0.8 | - | V | $\begin{aligned} & \text { SEG1 to } \\ & \text { SEG40 } \end{aligned}$ |
|  | Vos1 | $\begin{aligned} & \text { DVDD }=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{o}}= \pm 10 \mu \mathrm{~A} \end{aligned}$ | 2/3DVDD - 0.8 | 2/3DVDD + 0.8 | V |  |
|  | Vos2 | $\begin{aligned} & \mathrm{DVDD}=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}= \pm 10 \mu \mathrm{~A} \end{aligned}$ | 1/3DVDD - 0.8 | 1/3DVDD + 0.8 | V |  |
|  | Vos3 | $\begin{aligned} & \text { DVDD }=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=10 \mu \mathrm{~A} \end{aligned}$ | - | 0.8 | V |  |
| Common output voltage | Voco | $\begin{aligned} & \text { DVDD }=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=-10 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | DVDD - 0.77 | - | V | $\begin{aligned} & \text { COM1 to } \\ & \text { COM4 } \end{aligned}$ |
|  | Voc1 | $\begin{aligned} & \text { DVDD }=4.5 \mathrm{~V} \\ & \mathrm{l}_{\mathrm{O}}= \pm 10 \mu \mathrm{~A} \end{aligned}$ | $\begin{gathered} \hline \text { 2/3DVDD - } \\ 0.77 \\ \hline \end{gathered}$ | 2/3DVDD+0.77 | V |  |
|  | Voc2 | $\begin{aligned} & \text { DVDD }=4.5 \mathrm{~V} \\ & \mathrm{I}_{0}= \pm 10 \mu \mathrm{~A} \\ & \hline \end{aligned}$ | $\begin{gathered} \text { 1/3DVDD - } \\ 0.77 \\ \hline \end{gathered}$ | 1/3DVDD+0.77 | V |  |
|  | Vос3 | $\begin{aligned} & \text { DVDD }=4.5 \mathrm{~V} \\ & \mathrm{I}_{\mathrm{O}}=10 \mu \mathrm{~A} \end{aligned}$ | - | 0.77 | V |  |
| Dynamic supply current | IDVDD $+I_{L}$ <br> vDD | *3 | - | 0.5 | mA | LVDD, DVDD |

*1 CLOCK, LOAD, DATA_IN, $\overline{\text { RESET, }} 3 / 4$ SEL, and CLKSEL
*2 CLOCK, LOAD, DATA_IN, 3/4SEL, and CLKSEL
*3 $\mathrm{C}_{\mathrm{O}}=0.022 \mu \mathrm{~F}, \mathrm{R}_{\mathrm{O}}=33 \mathrm{k} \Omega$, no load

## Switching Characteristics (Serial Interface)

|  | $\left(\mathrm{LVDD}=2.7\right.$ to $3.6 \mathrm{~V}, 4.5$ to $5.5 \mathrm{~V}, \mathrm{DVDD}=3.5$ to $5.5 \mathrm{~V}, \mathrm{Ta}=-40$ to $\left.+105^{\circ} \mathrm{C}\right)$ |  |  |  |  |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: |
| Parameter | Symbol | Condition | Min. | Max. | Unit |  |
| Clock frequency | $\mathrm{f}_{\mathrm{CP}}$ | - | 0.01 | 2.0 | MHz |  |
| Clock pulse width | $\mathrm{t}_{\mathrm{WCP}}$ | - | 70 | - | ns |  |
| Rise time, Fall time $* 4$ | $\mathrm{t}_{\mathrm{r}}, \mathrm{t}_{\mathrm{f}}$ | - | - | 3 | $\mu \mathrm{~s}$ |  |
| Data setup time | $\mathrm{t}_{\mathrm{DSU}}$ | - | 50 | - | ns |  |
| Data hold time | $\mathrm{t}_{\mathrm{DHD}}$ | - | 50 | - | ns |  |
| Load pulse width | $\mathrm{t}_{\mathrm{WLD}}$ | - | 100 | - | ns |  |
| Clock to load time | $\mathrm{t}_{\mathrm{CL}}$ | - | 100 | - | ns |  |
| Load to clock time | $\mathrm{t}_{\mathrm{LC}}$ | - | 100 | - | ns |  |

*4 Applied to CLOCK pin


## Switching Characteristics (External Clock Input to OSC)

| Parameter | Symbol | Condition | Min. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OSC input frequency | $\mathrm{f}_{\text {osc }}$ | CLKSEL = "H" | 0.5 | 10 | kHz |
| OSC rise time, fall time *5 | $\mathrm{t}_{\text {rosc, }}$, toss | CLKSEL = "H" | - | 1 | $\mu \mathrm{s}$ |
| OSC "H" period | twhosc | CLKSEL = " ${ }^{\text {" }}$ | 4 | - | $\mu \mathrm{s}$ |
| OSC "L" period | twlosc | CLKSEL = "H" | 4 | - | $\mu \mathrm{s}$ |

*5 Applied to OSC pin


## POWER-ON/OFF TIMING

## Voltage



If LVDD is in the range of $0 V$ to LVDDmin, make sure that LVDD $\geq \operatorname{DVDD}$ and $t \geq 0$ [ns] are satisfied.
When performing power-on reset with a capacitor connected to the $\overline{\text { RESET }}$ pin, be careful about the relationship between the capacitance value and the rise time of the power supply.

## INITIALIZATION TIMING



Drive the $\overline{\operatorname{RESET}}$ pin Low and hold it Low under the condition " $\mathrm{t} 1 \geq 0[\mathrm{~ns}]$ " until LVDD reaches LVDDmin.
The value of the current of the pull-up resistor is specified for $\overline{\text { RESET }}$ pin.
The customer needs to select an external capacitor that meets the timing requirements shown above.

## FUNCTIONAL DESCRIPTION

## Description of Operation

- Display data input

As described in the section on "Data Structure," display data consists of a data field, which corresponds to the LCD segments ON and OFF, and a command field, which indicates the input of display data.
Set a value in each of bits C0 and C1 in the command field according to the common output that corresponds to the display data, and set a display data input command in the remaining four bits.
Data that has been input to the DATA_IN pin is loaded into the shift register on the rising edges of the CLOCK pulses, transferred to the display data latch during the "H" level period of the LOAD pulse, and then output via the segment driver.




- Display ON, display OFF

Display goes off when power-on reset is executed; therefore, to turn display on, write the display ON command (F5).
The display OFF command (F4) is a command that makes all segments go off. By writing the display OFF command, the segments go off irrespective of display data.
The display ON command (F5) is a command that clears a display off state. By writing the display ON command, display goes back to the previous state.


## List of Commands

| Command name | C5 | C4 | C3 | C2 | C1 | C0 | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F0 | 0 | 0 | 0 | 0 | $\times$ | $\times$ | Disabled |
| F0' | 0 | 0 | 0 | 1 | $\times$ | $\times$ | Disabled |
| F1 | 0 | 0 | 1 | 0 | 0 | 0 | Display data input (corresponds to COM1) |
|  |  |  |  |  |  | 1 | Display data input (corresponds to COM2) |
|  |  |  |  |  | 1 | 0 | Display data input (corresponds to COM3) |
|  |  |  |  |  |  | 1 | Display data input (corresponds to COM4) |
| F2 | 0 | 1 | 0 | $\times$ | $\times$ | $\times$ | Disabled |
| F3 | 0 | 1 | 1 | 0 | 0 | 0 | Disabled |
|  |  |  |  |  |  | 1 | Disabled |
|  |  |  |  |  | 1 | 0 | Disabled |
|  |  |  |  |  |  | 1 | Disabled |
| F3' | 0 | 1 | 1 | 1 | $\times$ | $\times$ | Disabled |
| F4 | 1 | 0 | 1 | 0 | $\times$ | $\times$ | Display OFF |
| F5 | 1 | 0 | 1 | 1 | $\times$ | $\times$ | Display ON |
| F6 | 1 | 1 | 0 | $\times$ | $\times$ | $\times$ | Disabled |
| F7 | 1 | 0 | 0 | $\times$ | $\times$ | $\times$ | Disabled |
| F8 | 1 | 1 | 1 | $\times$ | $\times$ | $\times$ | Disabled |

$\times$ : Don't care
If a "Disabled" command is executed, no transfer is carried out from the shift register to the latch; however, data within the shift register will be rewritten. To transfer correct data to the latch, it is necessary to transfer data again using the F1 command.

## Data Structure

[Input data]

First bit
Corresponds to SEG40


Note 1: The setting of command F4 or F5 becomes enabled by inputting only the four bits of C2 to C5.
(No need to input D1 to D40, C0, or C1.)
Note 2: If any dummy bits are required because of the transfer bit count, add them before the first bit.
Note 3: Command execution depends on the value of bits C5 to C0 stored immediately before LOAD goes to a "H" level.

## Common and Segment Output Waveforms

- $1 / 3$ duty

- 1/4 duty


Display


## APPLICATION CIRCUIT



## PACKAGE DIMENSIONS

(Unit: mm)


Notes for Mounting the Surface Mount Type Package
The surface mount type packages are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact OKI SEMICONDUCTOR's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

## REVISION HISTORY

| Document No. | Date | Page |  |  |
| :---: | :---: | :---: | :---: | :--- |
|  |  | Previous <br> Edition | Current <br> Edition | Description |
| FEDL9475-01 | Mar. 1, 2010 | - | - | Final edition 1 |

## NOTICE

1. The information contained herein can change without notice owing to product and/or technical improvements. Before using the product, please make sure that the information being referred to is up-to-date.
2. The outline of action and examples for application circuits described herein have been chosen as an explanation for the standard action and performance of the product. When planning to use the product, please ensure that the external conditions are reflected in the actual circuit, assembly, and program designs.
3. When designing your product, please use our product below the specified maximum ratings and within the specified operating ranges including, but not limited to, operating voltage, power dissipation, and operating temperature.
4. OKI SEMICONDUCTOR CO., LTD. assumes no responsibility or liability whatsoever for any failure or unusual or unexpected operation resulting from misuse, neglect, improper installation, repair, alteration or accident, improper handling, or unusual physical or electrical stress including, but not limited to, exposure to parameters beyond the specified maximum ratings or operation outside the specified operating range.
5. Neither indemnity against nor license of a third party's industrial and intellectual property right, etc. is granted by us in connection with the use of the product and/or the information and drawings contained herein. No responsibility is assumed by us for any infringement of a third party's right which may result from the use thereof.
6. The products listed in this document are intended for use in general electronics equipment for commercial applications (e.g., office automation, communication equipment, measurement equipment, consumer electronics, etc.). These products are not, unless specifically authorized by OKI SEMICONDUCTOR CO., LTD., authorized for use in any system or application that requires special or enhanced quality and reliability characteristics nor in any system or application where the failure of such system or application may result in the loss or damage of property, or death or injury to humans.
Such applications include, but are not limited to, traffic and automotive equipment, safety devices, aerospace equipment, nuclear power control, medical equipment, and life-support systems.
7. Certain products in this document may need government approval before they can be exported to particular countries. The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these.
8. No part of the contents contained herein may be reprinted or reproduced without our prior permission.
